A Verilog RTL model of a simple 8-bit RISC processor
-
Updated
Jan 15, 2019 - Verilog
A Verilog RTL model of a simple 8-bit RISC processor
Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device
Add a description, image, and links to the verilog-rtl-model topic page so that developers can more easily learn about it.
To associate your repository with the verilog-rtl-model topic, visit your repo's landing page and select "manage topics."